The CaaS Project.
Progress & Plans Q3, Q4

Vassil Vassilev
Project Goals

• Support for incremental compilation (clang::libInterpreter, Clang-Repl)

• Language interoperability layer (cppyy, libInterOp)

• Heterogeneous hardware support (offload execution, clad demonstrator)

• Use case development & community outreach (tutorial development, demonstrators)
Enable bi-directional language communication capable of controlling accelerator hardware
Project Goals

Reroute the cling-based ecosystem more to llvm upstream
Q3 Progress

1. [Q1/VV] Upgrade to LLVM 13 — 95% complete

2. [Q1/VV] Update Cling to use more of LLVM13 — 60% complete (depends on 1.)

3. [Q1/DL] Construct simple patches to upstream dashboard to track — 100% complete

4. [Q1-Q4] Upstream Cling-specific patches — 23/87 complete

5. [Q1-Q4/DL] Keep track of Cling SLoC — Q3 41 files changed, 847 insertions(+), 1242 deletions(-)

6. [Q2/II] Connect Clang-Repl to the Python Interpreter — 100% complete, needs to land in llvm

7. [Q2/PA] Differentiate CUDA kernels — complete for forward mode

8. [Q2/VV] Implement in clang an extension to allow statements on the global scope — D127284

9. [Q2/PC] Advance error recovery and code unloading — D126682

10. [Q4/II/VV] Connect to xeus-cling (scope out missing functionality for xeus-repl) — working Jupyter Xeus-ClangRepl kernel

11. [Q3/II/VV] Develop demonstrators (eg the one we used for the cssi proposal) — simple example based on builtin types.
12. [Q4/II/VV] Basic Connect to xeus-cling (scope out missing functionality for xeus-repl) — working Jupyter Xeus-ClangRepl kernel
14. [Q3/II/VV] Develop demonstrators (eg the one we used for the cssi proposal) — simple example based on builtin types.

15. [VV] Added OpenMP support
Carry-over for Q4

1. Rebase cppyy to use cling-only interfaces (making cppyy ROOT-independent) — Q1/BK → Q4
   The task is about transforming the various ROOT Meta layer calls to their underlying clang/cling analogs

2. Define a set of new classes which handle what’s needed (eg TClingCallFunc, etc) — Q1/BK → VV/Q4
   The task is about extracting the common cases where we need a lot of boilerplate code and provide abstractions for it. For example, the mechanism to call functions in a uniform way (currently done with TClingCallFunc) needs to modernized into its own ROOT-independent entity in libInterOp

3. Connect libInterOp with clang-repl — Q2/BK → Q4
   The python interpreter provides C API which allows to expose itself and switch to writing python code on the prompt. In ROOT this happens via TPython::Prompt and we want the modern version of this for clang-repl.

4. Improve test cases and demonstrators — Q2/II → Q4
   The task is about updating the existing demonstrators and developing new ones given the advances in Clad.
Carry-over for Q4

1. Add extensible value printing facility — Q2/VV → Q4
   The task is to improve and generalize the implementation of the PTX support in cling and demonstrate it in clang-repl.

2. Rebase cppyy to use clang-repl/libInterpreter interfaces — Q2/BK → Q4

3. Develop demonstrators (eg the one from the Jupyter mockup) — Q2/BK → N/A

4. Design and Develop a CUDA engine working along with C++ mode — Q2/II → N/A
   The task is to improve and generalize the implementation of the PTX support in cling and demonstrate it in clang-repl.

5. Design and implement a backend capable of offloading computations to a GPGPU. Assess technical performance of gradient produced by Clad on GPGPU — Q2/II,VV → N/A

6. Support Tensors and showcase differentiation of Eigen entities — Q1/PA → N/A
Carry-over for Q4

7. Add more clad benchmarks — Q2/DL → Q4

8. Add extensible value printing facility — Q2/VV → Q4

9. Write a paper on incremental C++ — Q2/VV → Q4

10. Write a paper on AD for the aggregate types — Q2/PA → N/A

11. Write an Error Estimation paper — Q2/GS → Q4
Plans for Q4

1. Upstream the type sugaring patch — GSoC Matheus
   *The task includes re-engineering the solution we have in ROOT and making it acceptable for Clang.*

2. Upstream the lazy template specializations patch — N/A
   *The task includes re-engineering the solution we have in ROOT and making it acceptable for Clang.*

3. Develop documentation, examples and tutorials (in llvm documentation as well) — Sara and Rohit
   *The task writing technical documentation and blog posts about the developed technologies.*

4. Initiate tutorial development within the Clang-Repl community and integrate Clang-Repl into Xeus. Blog post on working notebook demonstrating tutorial — Sara and Rohit?
   *The task writing technical documentation and blog posts about the developed technologies.*
Plans for Q4

5. Implement an API to offload computations on GPGPUs in CaaS allowing to mix C/C++/CUDA and demonstrate Clad gradient in CUDA — ?

6. Optimize ROOT use of modules for large codebases (eg, CMSSW) — GSoC Jun
   One source of performance loss is the need for symbol lookups across the very large set of CMSSW modules. ROOT needs to be improved to optimize this lookup so that it does not pull all modules defining namespace `edm` on `edm::X` lookups. The task includes implementing a global module index extension which keeps information if an identifier name was a namespace and then integrating it in CMSSW builds.

7. Develop and document interoperability demonstrators based on MolSSI software packages — [II]

8. Write a paper on C++ Compiler As A Service. Dynamic Language Interop with C++ → [BK/VV]

9. Implement the LLVM extension of binding C++ memory management model more accurately and implement prototype using cppyy based on LLVM IR and the type resugaring
GSoC 2022
Contributors

Surya Somayyajula
IRIS-HEP Fellow, University of Wisconsin-Madison, USA
Improve Cling’s packaging system: Cling Packaging Tool
(May 2022-Sep 2022)

Manish Kausik H
GSoC22, Computer Science and Engineering (Dual Degree), Indian Institute of Technology Bhubaneswar
Add Initial Integration of Clad with Enzyme
(May 2022-Sep 2022)

Matheus Izvekov
GSoC22, Computer Science
Preserve type sugar for member access on template specializations
(May 2022-SepNov 2022)
People

Sunho Kim  
GSoc22, De Anza College, Cupertino, USA  
Write JITLink support for a new format/architecture (ELF/AARCH64)  
(May 2022-Sep 2022)

Jun Zhang  
GSoc22, Anhui Normal University, WuHu, China  
Optimize ROOT use of modules for large codebases  
(May 2022-Sep 2022)

Anubhab Ghosh  
GSoc22, Indian Institute of Information Technology, Kalyani, India  
Shared Memory Based JITLink Memory Manager  
(May 2022-Sep 2022)
**Project Objectives**

- Improvements to be made
  - Fixing platform issues
    - This mostly entails fixing builds with LLVM on Linux and MacOS
    - Debugging packaging creation
    - Fixing Windows builds
  - Rewriting the CPT itself
    - A full rewrite of the CPT, fixing old features as well as adding new features, and getting rid of non-functional options
  - Rewriting documentation
    - Adding new documentation for rewrite and fixes, as well as rewriting old documentation for overriding variables
  - Fixing miscellaneous issues
    - Fixing specific software dependency issues

**Rewriting the CPT**

- Using a different program execution starting point
  - I added a new if name block separator for all the program functions
- Resampling the argument parser
  - I added an option to only build Cling and not package it, as users want this option
  - I added some dependent arguments so that errors would be caught before any building is done
- I also rewrote some arguments for consistency
- I added a feature to specify the number of CPU cores to use when building Cling
- Reduced global variable mutation
  - Implemented parameter parsing style for a couple of global variables where possible, as most of the global variables are deeply embedded in the CPT
- Made the CPT more flake8 compliant, although almost all of the flake8 errors are due to the lines being longer than 79 characters
Add Initial Integration of Clad with Enzyme

Implementation Ideas

2. Reverse Mode Differentiation Code Generation
   - `DiffCollector::VisitCallExpr` must set a variable in the `DiffRequest` Object, that states whether the user wants to use enzyme or not.
   - `ReverseModeVisitor::Derive` must create a new branch for Enzyme `DiffRequests`, with a constant template code.
   - Must link the Code generated by `ReverseModeVisitor::Derive` with the `CladFunction` class (Need to explore this).
   - How can `DiffCollector::VisitCallExpr` recognise the request for use of enzyme based on a template parameter? (Need to explore this).

Integrating Enzyme Reverse Mode with Clad

1. Identifying a request for using Enzyme with Clad (PR #460)
2. Integrating Enzyme as a static library in Clad (PR #466)
3. Generating code for Enzyme Reverse mode with clad (PR #486)
4. Verifying Enzyme generated derivatives with clad(PR #488)
Preserve type sugar for member access on template specializations (May 2022-SepNov 2022). Slides: here and here.
Write JITLink support for a new format/architecture (ELF / AARCH64).

**Issues of Old JIT Linker**

- Some horrors

**My project**

- Problem: lack of platform/architecture support in JITLink to make it a viable replacement for old JIT infrastructures.

<table>
<thead>
<tr>
<th></th>
<th>Linux (ELF)</th>
<th>Mac (MachO)</th>
<th>Windows (COFF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM64</td>
<td>O</td>
<td>O</td>
<td>X</td>
</tr>
<tr>
<td>X86_64</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>RISCV</td>
<td>O</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
Anubhab Ghosh

Shared Memory Based JITLink Memory Manager.

The plan

- A MemoryMapper interface with implementations based on
  - Shared memory
    - When both executor and controller process share same physical memory
  - Regular memory allocation APIs
    - When the resultant code is executed in the same process
    - Useful for unit tests
  - EPC
    - Required when the executor and controller process run with different physical memory
    - Resultant code is transferred to the executor process over the EPC channel

- A JITLinkMemoryManager implementation that can use any MemoryMapper
  - It will allocate large chunks of memory using MemoryMapper and divide into smaller chunks
  - Better support for small code model by keeping everything close in memory

Design and Implementation

- MemoryMapper interface: This is an interface to perform memory allocation, deallocation, setting memory protections etc. that handles most platform-specific operations. This abstraction allows us to decouple the transport for generated code from heap management making it simple for clients to use different transport mechanisms. (D127491)
  - InProcessMemoryMapper: This implementation is used when running code in the same process where the JIT is running and uses systlmemory APIs. (D127491)
  - SharedMemoryMapper: This implementation is used when transferring code to a different executor process and uses POSIX or Win32 shared memory APIs. (D128544)
- JITLinkMemoryManager: This class implements the JITLink::JITLinkMemoryManager interface and handles all allocations within a slab. (D133392)
- Memory collecting to join two consecutive free ranges and reuse them. (D131831)
- JVM-jitlink tool integration:
  - Mapper::JITLinkMemoryManager with an InProcessMemoryMapper is used by default when executing the code in the same process as the JIT. (D123216)
  - Mapper::JITLinkMemoryManager with a SharedMemoryMapper can be optionally used when --use-shared-memory is passed. (D1232350)